Unified Design Eliminates FPGA-to-Board Integration Barriers18 January 2006
Altium Limited (ASX: ALU), a leading developer of Windows-based electronics design software, today announced that Altium Designer 6.0, the latest version of Altium's unified electronic product development system, significantly strengthens support for FPGA-PCB co-design and allows engineers to make full use of FPGAs as a system platform, and simplify the integration of large-scale FPGAs with the physical PCB platform.
While the benefits FPGAs bring to logic development have long been recognized, the challenges associated with incorporating these devices into the PCB design flow can complicate the board design and lead to blow outs in overall design time. FPGA pin assignments are often done without regard to board layout, and the dense packaging technologies used in large-scale programmable devices can make board routing a significant challenge.
Altium Designer eliminates the barriers to FPGA usage by unifying the design of the hard-wired PCB platform with the development of the software and soft-wired logic that make up the embedded intelligence that is programmed onto the board to create the complete application. Altium Designer 6.0 strengthens integration between FPGA- and PCB-level design with a raft of new features that have been developed to streamline product development with today's large-scale programmable devices.
"The ready availability of large-scale FPGA devices is changing the way engineers approach system design -- they allow more intelligence to be added to products while shortening design time and lowering production costs," said Nick Martin, founder and CEO, Altium. "Altium Designer 6.0 allows engineers to take full advantage of the benefits FPGAs have to offer, both at the embedded intelligence and physical design levels. The unified nature of the system eliminates the barriers to the widespread adoption of programmable devices in mainstream design, and makes it possible to fully utilize the extensive resources of these devices to simplify both the logical and physical design challenges."
Altium Designer 6.0 introduces the concept of dynamic net reassignment that allows FPGA pins to be swapped on-the-fly during PCB routing. This includes the dynamic reallocation of pre-routed subnets and the swapping of linked differential signal pairs that make use of the LVDS resources abundant on FPGA devices. Dynamic net reassignment combines with a significantly enhanced automatic FPGA pin optimization engine to allow engineers to make full use of the FPGA pin reprogammability to achieve optimum routing solutions at the board level. The unified nature of the Altium Designer system allows pin changes made at the board level to be automatically synchronized with the FPGA project, eliminating time-consuming manual I/O management.
Highlighted Links Altium Limited website
High pin-count FPGA devices typically come in dense BGA-style packages. This can cause difficult debugging problems at the prototype stage because the pins on these devices cannot be probed directly. Altium Designer's LiveDesign development methodology allows an engineer to interact directly with their FPGA-based design during development. Altium Designer 6.0 includes an enhanced JTAG Device Viewer that provides a graphical display of the pin status of all JTAG devices in a system that allows engineers to monitor pin signal status in real-time during debugging. Pin status can also be dynamically displayed on both the source schematics and the PCB layout, allowing 'in-place' viewing of signal status within the design documents. This, combined with Altium Designer's FPGA-based virtual instruments, which are used to set and monitor signals inside the FPGA, gives designers a complete picture of the operation of their circuit and allows both logical and physical debugging of the system.
Live testing of an FPGA-based system has been strengthened in Altium Designer 6.0 with a significantly enhanced configurable logic analyzer (LAX) virtual instrument. The configurable LAX can monitor buses from 8 to 64 bits in width within an FPGA, and supports the connection of multiple signal sets. Any signal set can be used to trigger a capture, and selected as the data source. When the configurable LAX is connected to a processor instruction bus, the bus data can be displayed as disassembled code instructions, allowing code-dependent issues to be easily tracked in the LAX output.
Working with FPGA-based 32-bit processor systems has also been made more versatile in Altium Designer 6.0 with addition of support for a range of third-party soft and discrete processors, including the Xilinx® MicroBlaze™ soft processor, Sharp® BlueStreak™ LH79520 (based on the ARM720T) and AMCC® PowerPC® 405CR discrete processors. This adds to the 8- and 32-bit target-independent soft processors already supplied with the Altium Designer system, and gives designers more flexibility in the development of embedded systems using FPGAs. FPGA-based wrapper cores supplied in Altium Designer 6.0 allow designers to target supported third-party processors, while retaining the full design functionality of the Altium Designer environment, including the easy connection of FPGA-based peripherals and LiveDesign debugging using Altium Designer's virtual instruments. Altium's Viper-based compiler tool chains maintain software compatibility between all processors, and the wrapper cores provide hardware compatibility. This means embedded designers can easily migrate designs between processors without incurring significant re-engineering penalties.
Availability and pricing
Altium Designer 6.0 is available for purchase through all Altium's sales and support centers worldwide. For pricing and information about Altium Designers flexible product licensing options, customers should contact their local Altium sales and support center.
About Altium Limited
Altium Limited (ASX: ALU) is a global developer and supplier of electronics design software for the Microsoft Windows environment. Founded in 1985, Altium released the world's first Microsoft Windows-based printed circuit board design tool in 1991, and continues to provide advanced, easy-to-use and affordable software design tools for complete electronic product development to electronics engineers, designers, and developers worldwide. Altium is headquartered in Sydney, Australia, with sales and support offices in Australia, the United States, Japan, China and Europe -- and maintains a large reseller network in all other major markets. For more information please visit www.altium.com.
Altium, Altium Designer, Board Insight, CAMtastic, CircuitStudio, Design Explorer, DXP, LiveDesign, NanoBoard, NanoTalk, Nexar, nVisage, P-CAD, Protel, Situs, TASKING, and Topological Autorouting and their respective logos are trademarks or registered trademarks of Altium Limited or its subsidiaries. 'AMCC' is a registered trademark of Applied Micro Circuits Corporation. 'PowerPC' is a registered trademark of IBM Corp. 'Sharp' and 'BlueStreak' are trademarks or registered trademarks of Sharp Corporation or its affiliates. 'Xilinx' and 'MicroBlaze' are trademarks or registered trademarks of Xilinx, Inc. All other registered or unregistered trademarks referenced herein are the property of their respective owners, and no trademark rights to the same are claimed.
US Media Contact:
Khyati Shah
Edelman
800 West El Camino Real Ste. 400
Mountain View, CA 94040
USA
www.edelman.com
Telephone: 650-429-2769
Fax: 650-625-1468
Email: khyati.shah@edelman.com
Corporate Media Contact:
Elisa Davies
Altium Limited
Level 3, 12a Rodborough Road
Frenchs Forest, NSW 2086
Australia
www.altium.com
Telephone: +61 2 9975 7710
Fax: +61 2 9975 7720
Email: elisa.davies@altium.com.au
SOURCE: Altium Limited
Source: marketwire
All trademarks and copyrighted information contained herein are the property of their respective owners.
Related Articles
|
